

1/20




FIG. 1

2/20




FIG. 2A




FIG. 2C




FIG. 2B




FIG. 2D

3/20




FIG. 3A

FIG. 3B




FIG. 3C

4/20




FIG. 4

5/20




FIG. 5A

FIG. 5B




FIG. 5C

6/20




FIG. 6

7/20




FIG. 7A




FIG. 7C




FIG. 7B




FIG. 7D

8/20




FIG. 8A




FIG. 8B




FIG. 8C

9/20




FIG. 9

10/20




FIG. 1 OC




FIG. 1 OD




FIG. 1 OA




FIG. 1 OB

11/20






FIG. 11

12/20




Logic Region



DRAM Array Region

FIG. 12A
FIG. 12B

13/20



Logic Region

FIG. 1 3B

DRAM Array Region

FIG. 1 3A

14/20




FIG. 14B





FIG. 14A

15/20




DRAM Array Region

Logic Region


FIG. 15A

FIG. 15B

16/20



17/20



Logic Region

DRAM Array Region

FIG. 17B

FIG. 17A

18/20




FIG. 18A

DRAM Array Region

FIG. 18B

Logic Region




FIG. 19A
(PRIOR ART)




FIG. 19C
(PRIOR ART)




FIG. 19B
(PRIOR ART)




FIG. 19D
(PRIOR ART)




FIG. 20A
(PRIOR ART)




FIG. 20B
(PRIOR ART)




FIG. 20C
(PRIOR ART)